

20250415 10:46:54




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

20250415 10:46:54




FIG. 7




FIG. 8

20250417 10:46:54




FIG. 9

20250417 10:46:04




FIG. 10

10046754.011702

MEMORY ARRAY				PARITY ARRAY
1-1	1-2	1-3	1-4	1P
2-1	2-2	2-3	2-4	2P
3-1	3-2	3-3	3-4	3P
4-1	4-2	4-3	4-4	4P

FIG. 11

10046754.011702




FIG. 12

202406754.011702




FIG. 13

10046754.011702




FIG. 14




FIG. 15

20250715 15:29:00




FIG. 16